

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/729,865	12/05/2003	En-Hsing Chen	023-0029	8494
22120	7590 01/10/2006		EXAMINER	
ZAGORIN O'BRIEN GRAHAM LLP			NGUYEN, VAN THU T	
7600B N. CA. SUITE 350	PITAL OF TEXAS HWY		ART UNIT	PAPER NUMBER
AUSTIN, TX	78731		2824	
DA			DATE MAILED: 01/10/2000	6

Please find below and/or attached an Office communication concerning this application or proceeding.

		·		— H.	
		Application No.	Applicant(s)		
		10/729,865	CHEN ET AL.		
	Office Action Summary	Examiner	Art Unit		
	·	VanThu Nguyen	2824		
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with the	correspondence address		
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL CHEVER IS LONGER, FROM THE MAILING D nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period ire to reply within the set or extended period for reply will, by statut reply received by the Office later than three months after the mailir ed patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be to the following state of the second state of the sec	ON. imely filed m the mailing date of this communication. IED (35 U.S.C. § 133).		
Status					
1)⊠ 2a)⊟	Responsive to communication(s) filed on <u>12 L</u> This action is FINAL . 2b)⊠ Thi	December 2005. s action is non-final.			
3)□	Since this application is in condition for allowards closed in accordance with the practice under	•			
Dispositi	ion of Claims				
5)□ 6)⊠ 7)□ 8)□ Applicat i	Claim(s) 1-60 is/are pending in the application 4a) Of the above claim(s) 2-20,22,23 and 29-6 Claim(s) is/are allowed. Claim(s) 1, 21, 24-28 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or ion Papers The specification is objected to by the Examina The drawing(s) filed on 05 April 2004 is/are: a Applicant may not request that any objection to the	60 is/are withdrawn from consider or election requirement. er. n)⊠ accepted or b)□ objected to	b by the Examiner.		
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the E	· · · · · · · · · · · · · · · · · · ·	•		
Priority ι	under 35 U.S.C. § 119				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
2) 🔲 Notic 3) 🔯 Inforr	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail [5) Notice of Informal 6) Other:			

Application/Control Number: 10/729,865 Page 2

Art Unit: 2824

DETAILED ACTION

Election/Restrictions

1. Claims 2-20, 22-23, 29-60 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected Groups and Species, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on December 12, 2005.

2. Group I, Species 3 being pending claims 1, 21, 24-28 are present for examination.

Claim Rejections - 35 USC § 112

3. Claims 1, 21, 24-28 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, line 4, it not clear what it means by "of like type". Do Applicants mean to say the plurality of series selection devices comprises modifiable conductance as the memory cells? Same confusion applied for claim 25, line 2.

In claim 25, lines 1-3, it is not clear what apparently means in "wherein each NAND string includes a second plurality of series selection device of the like at the second end thereof".

There is no "a first plurality of series selection device" in the previous claims.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an

Application/Control Number: 10/729,865

Art Unit: 2824

international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1, 21, 24, 27-28 are rejected under 35 U.S.C. 102(b)/(e) as being anticipated by Sakui et al. (U.S. Patent No. 6,411,548, referring hereafter as Sakui) or Scheuerlein et al. (P.G. Pubs 2004/0125629, referring hereafter as Scheuerlein).

Regarding claim 1, Sakui discloses an integrated circuit comprising a memory array (see FIG. 48) including memory cells arranged in a plurality of series-connected NAND strings (see FIG. 47 for example of one NAND string), said memory cells comprising modifiable conductance switch devices (MONOS EEPROM cells, see column 42, line 7), said NAND strings including at a first end thereof a respective plurality of series selection devices (select gate transistor S2, see FIG. 47).

Regarding claim 21, Sakui also discloses wherein each NAND string includes at least one series selection device at a second end thereof opposite the first end (select gate transistor S1, see FIG. 47).

Regarding claim 24, Sakui discloses wherein pairs of NAND strings (e.g. one NAND string of BLOCK a connected to BL1 and one NAND string of BLOCK b connected to BL1, see FIG. 48) are arranged so that the respective second end connect of each string of the pair is coupled to a respective global array line (inherent select gate transistors S1(s) having control inputs signals SSLa and SSLb, which are connected bit line BL1, see FIG. 48); and the respective first end of each string of the pair is coupled to a shared bias node (inherent select gate transistors S2(s) having control input signals GSLa and GSLb, which are connected to bias voltage of SL, see FIG. 48).

Application/Control Number: 10/729,865

Art Unit: 2824

Regarding claim 27, Sakui also discloses series selection devices having a charge storage dielectric (select gate transistors S1(s) having block insulating films 40SSL between the control gate 27SSL and charge storing layer 26SSL, see FIG. 44).

Regarding claim 28, Sakui further discloses series selection devices are maintained by periodic programming biasing to a higher threshold voltage than fabricated (see FIGS. 52-53).

Regarding claims 1, 21, 24-28, see entire disclosure of Scheuerlein, e.g. FIGS. 1-3.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 25-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakui in view of Chen et al. (U.S. Patent No. 6,266,275, referring hereafter as Chen) or Ichige et al. (P.G. Pubs. No. 2004/0152262, referring hereafter as Ichige).

Sakui discloses, as applied in prior rejection of claim 21, all claimed limitations except further limitation as set forth in claim 25.

Regarding claim 25, Chen discloses, in FIG. 4, a NAND string 401 having first end connected to a gate transistor 416, second end connected to series gate transistors 403 and 404. Ichige also discloses, in FIG. 50, a NAND string having first end connected to three series gate transistors and second end connected to other three series gate transistors.

Since Sakui and Chen/Ichige are all from the same field of endeavor, the purpose disclosed by Chen/Ichige would have been recognized in the pertinent art of Sakui.

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to have two gate transistors connect in series at one end of a NAND string memory for the purpose of improving programming efficiency.

Regarding claim 26, Sakui also discloses a pair of NAND strings (e.g. first NAND string of BLOCK a connected to BL1, and second NAND string of BLOCK b connected to BL1, see FIG. 48) are arranged so that:

a first group of control signals (SSLb, GSLa) couples the respective second end of one string of the pair to a global array line associated with the pair (second NAND string of BLOCK b being coupled to BL1 via control signal SSLb), and couples the respective first end of the other string of the pair to a respective bias node (first NAND string of BLOCK a being coupled to source line SL supplying bias voltage via control signal GSLa); and

a second group of control signals (SSLa, GSLb) couples the respective first end of said one string of the pair to a respective bias node (second NAND string of BLOCK b being coupled to source line SL supplying bias voltage via GSLa), and couples the respective second end of the other string of the pair to the global array line associated with the pair (first NAND string of BLOCK a being coupled to BL1 via control signal SSLa).

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VanThu Nguyen whose telephone number is (571) 272-1881. The examiner can normally be reached on Monday-Friday, 9:00am-5:30pm.

Application/Control Number: 10/729,865

Art Unit: 2824

R65 Page 6

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

January 7, 2006

VanThu Nguyen Primary Examiner Art Unit 2824